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ABSTRACT
Transient simulation of a gate circuit is an ecient method of counting signal changes
occurring during a transition of the circuit. It is known that this simulation covers
the results of classical binary analysis, in the sense that all signal changes appearing
in binary analysis are also predicted by the simulation. For feedback-free circuits of
1- and 2-input gates, it had been shown that the converse also holds, if wire delays
are taken into account. In this paper we generalize this result. First, we prove that,
for any feedback-free circuit N of arbitrary gates, there exists an expanded circuit ^ N,
constructed by adding a number of delays to each wire of N, such that binary analysis of
^ N covers transient simulation of N. For this result, the number of delays added to a wire
is obtained from the transient simulation. Our second result involves adding only one
delay per wire, which leads to the singular circuit _ N of N. This result is restricted to
circuits consisting only of gates realizing functions from the set H = fidentity, and, or,
xorg, functions obtained by complementing any number of inputs and/or the output of
a function from H, and forks. The numbers of inputs of the and, or and xor gates are
arbitrary, and all functions of two variables are included. We show that binary analysis
of such a circuit _ N covers transient simulation of N. We also show that this result cannot
be extended to arbitrary gates, if we allow only a constant number of delays per wire.
Keywords: analysis, binary, circuit, hazard, simulation, transient.
1. Introduction
Hazard detection is important in circuit design, because unwanted hazard pulses
may aect the correctness of a circuit's operation and may increase computation
time and energy consumption. Thus, after a circuit is designed, it should be an-
alyzed for hazards to avoid computation errors. One obvious method for nding
1hazards is to use classical binary analysis [3, 9, 10]. In such an analysis, one ex-
amines all behaviors of the circuit, under all possible delay distributions. Some of
these behaviors may be free of hazards, while others may contain them. If we know
that no hazards occur in any case, then the circuit is safe. If there are hazards, then
either the design needs to be modied to remove them, or a more accurate delay
analysis must be performed to prove that the hazards are very unlikely to occur.
The problem with binary analysis is that it is exponential in the number of gates.
To overcome this, several multi-valued algebras have been proposed for hazard
detection over the years; see [5] for a recent survey on this topic. Brzozowski and
 Esik [4] generalized these algebras to an innite-valued algebra, which we call the
algebra of transients. Simulation in this algebra, called transient simulation, detects
all hazards [2], permits us to count the number of signal changes occurring in a
circuit under worst-case conditions, and is polynomial in the number of gates. Also,
all the previously dened multi-valued algebras are quotients of this algebra [4, 5].
To be sure that a simulation method gives the desired results, it is necessary to
prove that it is correct in some sense. The obvious comparison to be made is to
binary analysis. We say that an analysis method A covers analysis method B if all
signal changes predicted by B are also discovered by A. Of the several multi-valued
simulations proposed for hazard detection, only Eichelberger's ternary simulation [6]
has been completely characterized [3] in terms of binary analysis. Brzozowski and
Gheorghiu [2] have proved that transient simulation covers binary analysis; it is
easy, however, to nd examples of circuits in which transient simulation predicts
more changes than binary analysis.
A circuit is modeled by a network of gates and wires [3]. It appears that binary
analysis can cover simulation, if wire delays are taken into account. Gheorghiu [7, 8]
proved this for feedback-free networks of 1- and 2-input gates. Here, we rst show
that, for any feedback-free network N of arbitrary gates, there exists an expanded
network ^ N, constructed by adding several delays to each wire of N, such that binary
analysis of ^ N covers transient simulation of N. Our second result involves adding
only one delay per wire to a feedback-free network N (as was done in [7, 8]), thus
producing a singular network _ N, but is restricted to circuits constructed with gates
realizing Boolean functions from the set G = H[H[fforkg, where H = fidentity,
and, or, xorg, H is the set of functions obtained by complementing any number
of inputs and/or the output of functions from H, and and, or, and xor can have
arbitrary numbers of inputs. We show that binary analysis of a singular network
_ N of N covers transient simulation of N. Since the set of functions that we can
handle includes all 1- and 2-variable functions, our result is a generalization of that
of [7, 8]. Thus our results show that, for circuits constructed with common gates,
transient simulation is an attractive alternative to binary analysis.
In addition to the positive results above, we show that there exist networks in
which binary analysis does not cover simulation, if each wire has a constant num-
ber of delays. The counterexample network contains a gate realizing the Boolean
function x1  x3 + x2  x3, where  and + are Boolean multiplication and addition,
respectively.
2We consider only feedback-free circuits in this paper, for several reasons. Circuits
with feedback correspond to graphs with cycles, and their simulation in the innite
algebra of transient may not terminate; that is, such circuits may oscillate [3],
and this adds to the complexity of the problem. It is possible to simulate general
circuits in nite algebras [4], and then the simulation always terminates. But it
is then necessary to use of another algorithm, Algorithm B, and the nature of the
problem changes. Even in the apparently simple case of feedback-free networks, it
is nontrivial to show that binary analysis of a circuit with added delays covers the
simulation of the original circuit. Thus our paper is a contribution to a work in
progress, and the case of circuits with feedback remains open.
The paper is organized as follows. In Section 2 we introduce the network model of
gate circuits. We decribe the classical binary analysis in Section 3. In Section 4, we
present the algebra of transients, and in Section 5 we introduce transient networks
and their transient simulation based on this algebra. Section 6 introduces wire-delay
extensions and two of their variants, expanded networks and singular networks. We
then present in Section 7 some additional properties of the algebra of transients,
and in Section 8, we introduce signal changes and their properties in gate circuits.
Finally, in Section 9, we prove that transient simulation of N can be covered by
binary analysis of some wire-delay extension of N.
2. Gate Circuits and Network Models
Our mathematical model of a gate circuit is based on those in [3, 7, 8], with
some small dierences. A gate circuit consists of (external) input terminals (or
simply inputs), input gates (one for each input), (external) output terminals (or
simply outputs), gates, forks, and wires. An example is shown in Fig. 1, where
1 and 2 are input terminals, 3 and 4 are input gates, each of which is connected
to an input terminal, 10 and 11 are output terminals, 6 is an inverter or not gate,
7 is a 3-input and gate, and 9 is a 2-input or gate. Input gate 3 is connected to
gates 6 and 7; the branching point 5 is called a fork. For mathematical convenience,
we consider forks to be gates, and we refer to them as fork gates; all other gates
are called logic gates. We assume that each logic gate has one or more inputs and
exactly one output.a In contrast to this, each fork has exactly one input and two
or more outputs. The fork gates of our example circuit are shown explicitly in
Fig. 2. A wire connects two points; multiple connections must be done with forks.
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Fig. 1. A gate circuit.
aThe model can be easily extended to multiple-output gates.
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Fig. 2. A circuit with fork gates.
Our formal model of a circuit is called a network. Input gates always correspond
to identity functions; hence they are equivalent to delays. In general, we associate
some delays with wires, but we never add delays to the wires connecting input
terminals to input gates. From now on, when we talk about wires, we ignore all
the wires connecting external inputs to input gates. Thus every wire connects a
gate output to either a gate input, or to an output terminal. Every wire can have
k  0 delays, but for now we assume all wires have zero delays. If C is a circuit, let
X = fx1;:::;xpg be its set of inputs, Y = fy1;:::;yng, its set of gates (including
forks), and Z = fz1;:::;zqg, its set of outputs. Note that X, Y and Z are pairwise
disjoint. We also label all the wires by variables from the set W = fw1;:::;wmg.
Variables in X[Z are called external variables, whereas those in Y [W are internal.
Figure 3 shows our example circuit with all components labeled as described above.
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Fig. 3. Circuit variables.
A directed graph, or digraph [1], D = (V;E), consists of a set V of vertices and
a set E  V  V of directed edges. We now introduce the network graph which
describes the connections among the components of a circuit.
Denition 1 The network graph of a gate circuit is a digraph D = (V;E), where
V = Y [Z is the set of vertices, and E = W, the set of edges. Associated with each
input gate is its corresponding external input. There is exactly one outgoing edge
from each input gate to a gate input, and one outgoing edge from each gate output
to a gate input or an external output.
We assume that a network graph is connected; a network that is not connected
can be treated as several independent connected networks. In a digraph, a vertex
is a source if it has in-degree zero, a sink if it has out-degree zero, and an internal
vertex if it is neither a source nor a sink. In a network graph, input gates are
sources, outputs are sinks, and other gates are internal vertices. The distance of a
vertex is the length of the longest directed path from a source to that vertex.
The network graph of our example circuit is shown in Fig. 4, where we have
used the labeling of Fig. 3. The external input associated with each input gate is
4indicated in brackets. The distance of y5 is 2, and the distance of y6 is innity.
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Fig. 4. Network graph.
From now on, we assume that the network graph has been labeled with vertex
and edge variables, and we do not distinguish between an edge and its wire variable,
or between a vertex and its variable. In any digraph, an edge e from vertex t to
vertex h can be represented by the ordered pair e = (t;h). Then t is the tail of e,
and h is its head. We also view a wire as an edge w = (t(w);h(w)), and treat t(w)
and h(w) as both vertices and vertex variables.
The network graph of a gate circuit captures the connection structure of the
circuit, but does not include the gates' functions; these are added next.
Denition 2 The excitation and output functions of a network are dened as
follows:
 For a fork yi, the excitation is the identity function Yi = t(wj), where
h(wj) = yi.
 For an input gate yi, the excitation is the identity function Yi = xi, where
xi is the external input associated with yi. Thus an input gate is equivalent
to a delay.
 For any other gate yi with input wires wi1;:::;wik, the excitation is
Yi = f(t(wi1);:::;t(wik)), where f is the Boolean function of the gate.
 The output function of output zi is the identity function zi = t(wj), where
h(wj) = zi.
For our example circuit of Fig. 2 and its network graph of Fig. 4, we denote
Boolean and(x1;x2) by x1  x2, or(x1;x2) by x1 + x2, and not(x) by x. The ex-
citation and output functions of this network are: Y1 = x1; Y2 = x2; Y3 = y1; Y4 =
y2  y3  y6; Y5 = y3; Y6 = y4; Y7 = y5 + y6; z1 = y7; z2 = y6:
Denition 3 A network is a network graph (V;E) together with an assignment of
excitation functions to all of its gate variables, and output functions to its output
terminals, as in Denition 2.
Variables to which excitations are assigned are the state variables of the net-
work.b Note that there are no input or output excitations in the network; input
values are assumed to be supplied directly by the environment.
bIn this section, only gates are state variables, and we denote them by yi; later, however, we
add delays, which are also state variables. All the state variables are then denoted by si.
5Denition 4 A network is feedback-free if its network graph is acyclic.
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Fig. 5. A feedback-free network.
We consider only feedback-free networks from now on. In such networks, we
can arrange the gates and wires in levels. The level of a gate is the distance of the
vertex of that gate in the network graph. If the network is feedback-free, the level
of a gate is always bounded. Every wire is connected to the output of some gate;
the level of a wire is the level of that gate.
A simple feedback-free circuit is shown in Fig. 5; for brevity, we omit its network
graph. In the corresponding network, gates y1 and y2 have level 0, gate y3 has level 1,
and y4 has level 2. Wires w1 and w3 have level 0, w2 has level 1, and w4 has level 2.
3. Binary Analysis
Binary analysis is due to Muller [9, 10], but we use the terminology and notation
of [3], where additional references can be found. In the sequel, we denote tuples
of variables by unsubscripted letters and their components by subscripted letters.
Let N be a network, and B = f0;1g, the binary domain. For a positive integer
r, [r] denotes f1;:::;rg. Let x = (x1;x2;:::;xp) be the tuple of input variables
of N, and s = (s1;s2;:::;sn), the tuple of state variables. An internal state of N
is an n-tuple b of values from B assigned to state variables s1;s2;:::;sn. A total
state is a (p + n)-tuple c = a  b of values from B, the p-tuple a being the values
of the input variables, and the n-tuple b, the internal state (the \  " is used for
convenience to separate the input from the internal state). Each state variable si has
an excitation Si, where Si is a function of some inputs xj1;:::;xjl, and some state
variables si1;:::;sik, i.e., Si = f(xj1;:::;xjl;si1;:::;sik); where f : Bl+k ! B. It
is often convenient to treat Si as a function from Bp+n into B. Thus we dene
^ Si : Bp+n ! B by ^ Si(a  b) = f(aj1;:::;ajl;bi1;:::;bik); for any total state a  b.
From now on we write Si for ^ Si; the meaning is clear from the context.
A state variable is stable if its value agrees with its excitation. For any i 2 [n], the
value of Si in total state ab is denoted by Si(ab). The tuple (S1(ab);:::;Sn(ab))
is denoted by S(a  b). For a total state a  b, we denote the set of unstable state
variables as Ua(b) = fsi j bi 6= Si(ab)g. Thus, ab is stable if and only if Ua(b) = ;,
i.e., S(a  b) = b. For any a  b and a  ~ b, we denote the set of state variables which
dier in state b and ~ b as a(b;~ b) = fsi j bi 6= ~ big.
Let a 2 Bp be a xed input, and b 2 Bn, the initial internal state of N. Let
Ga = (V;E) be a digraph, where V = Bn, and for any u;v 2 V , u 6= v, (u;v) 2 E
if and only if a(u;v)  Ua(u). If v 2 V is stable, there is an edge in E from v to
6v; i.e., if Ua(v) = ;, then (v;v) 2 E. For any u;v 2 V , v is reachable from u if and
only if there is a directed path from u to v in Ga. The binary analysis of N with
xed input a and initial state b is the maximal subgraph Ga(b) of Ga, such that
each vertex in Ga(b) is reachable from b.
An informal interpretation of binary analysis is as follows. We consider a circuit's
behavior when its inputs are xed at some binary values (tuple a). The present
values at the outputs of all the gates (tuple b) constitute the present internal state.
The behavior of each gate is governed by the Boolean function f implemented by
that gate. If the present value Si computed by f, that is, the excitation of the gate,
agrees with the output of the gate, that gate is stable; otherwise it is unstable.
If all the gates are stable, then the circuit is in a stable total state, and no
changes will take place. This is indicated by a self-loop around state b in the graph
Ga(b). Every feedback-free circuit eventually reaches a unique stable total state.
If there are several unstable gates, we assume that any nonempty subset of these
gates can change. The new state reached is then a possible successor of a  b. Our
model is pessimistic in that it considers all such possible successor states. Thus,
binary analysis does not require the knowledge of the sizes of the gate delays, and
permits us to examine all possible behaviors.
When some gates change, the excitations of other unstable gates can also change,
and these gates then become stable; this models the inertial nature of the delays [3].
To simplify notation in examples, we denote binary tuples by binary words,
where a binary word is any word in B.
Example 1 Let s = (y1;y2;y3;y4) be the tuple of state variables of the network
shown in Fig. 5. The excitation functions of this network are: Y1 = x1; Y2 =
x2; Y3 = y1; Y4 = y2 + y3: Suppose the internal state is b = 0111, and the input is
xed at a = 10; the binary analysis G10(0111) is shown in Fig. 6, where tuples are
shown as words, and unstable variables are underlined.
0011
1101 11 11
1011 1001
0111
1000
Fig. 6. Binary analysis of a network.
4. Algebra of Transients
This section is based on [4]. A transient is a nonempty binary word in which no
two consecutive symbols are the same. We use boldface letters to denote transient
variables. The set of all transients is T = 0(10) [1(01) [0(10)1[1(01)0. For a
transient t 2 T, (t) and !(t) denote the rst and last letters of t respectively, and
l(t) is the length of t. A transient can be obtained from any nonempty binary word
by contraction, i.e., elimination of all duplicates immediately following a symbol
(e.g., the contraction of 001000 is 010). For a word s, we denote its contraction by
7^ s. We denote by tt0 concatenation followed by contraction, i.e., tt0 = c tt0, where
t;t0 2 T. The  operation is associative, and is extended to tuples component-wise.
We are about to introduce a network model in which gates process transients,
instead of binary values. For this purpose, we dene extensions of Boolean functions
to transients, following [4]. Suppose that x = (x1;:::;xr) is an r-tuple of input
transients of a logic gate implementing a Boolean function f. Dene the directed
graph D(x) to have as vertices r-tuples y = (y1;:::;yr), where each yi is a prex
of length > 0 of xi, for each i 2 [r]. There is an edge from vertex y = (y1;:::;yr)
to vertex y0 = (y0
1;:::;y0
r) if and only if y and y0 dier in exactly one coordinate,
say i, and y0
i = yia, where a 2 B. Graph D(x) shows all possible orders in which
the r variables can change, while undergoing a transition from the initial values
((x1);:::;(xr)) to the nal values (!(x1);:::;!(xr)). We label each vertex y =
(y1;:::;yr) of D(x) with the value f(a1;:::;ar), where ai is the last letter of yi,
i.e., ai = !(yi), for each i 2 [r]. Figure 7 shows the graph D(01;101) and its
labeling for a 2-input or gate.
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(01;10)
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(0;1)
Fig. 7. Graph D(01;101).
Denition 5 Given a Boolean function f : Br ! B, we dene a function f : Tr !
T as follows. For any r-tuple (x1;:::;xr) of transients, the value of f(x1;:::;xr)
is the contraction of the label sequence of a path in D(x) from ((x1);:::;(xr)) to
(x1;:::;xr) which has the largest number of alternations between 0 and 1. We call
f the extension of the Boolean function f.
Thus, when x1;:::;xr are applied to the inputs of a gate performing function f,
then f(x1;:::;xr) is the longest transient at the output of the gate, when all possible
orders of variable changes in the input transients are considered. For example, path
 in Fig. 7 is a path corresponding to the longest transient. Whether the longest
transient actually occurs in a gate depends on the delays in the input wires. By
dening the transient extension of f to correspond to the longest transient we are
able to nd the worst-case transient behavior of a gate.
Let z(t) and u(t) denote the number of 0s and the number of 1s in a transient
t, respectively. We denote by 
 and  the extensions of the Boolean and and or
operations, respectively. It is shown in [4] that for any w;w0 2 T of length > 1,
8w 
 w0 = t, where t 2 T is such thatc
(t) = (w)  (w0); !(t) = !(w)  !(w0); and u(t) = u(w) + u(w0)   1:
Similarly, w  w0 = t, where t 2 T is such that
(t) = (w) + (w0); !(t) = !(w) + !(w0); and z(t) = z(w) + z(w0)   1:
If one of the arguments is 0 or 1, the following rules apply:
t  0 = 0  t = t; t  1 = 1  t = 1;
t 
 1 = 1 
 t = t; t 
 0 = 0 
 t = 0:
The complement t of t 2 T is obtained by complementing each character of t.
For example, 1010 = 0101.
Algebra C = (T;;
; ;0;1), is called the change-counting algebra [4]. We also
refer to C as the algebra of transients, following [2, 7, 8].
Let  = s0;:::;sh be a path of length h  0 in Ga(b). Recall that each sj =
(s
j
1;:::;sj
n) is an internal state in Bn. For any i 2 [n], we denote by 
i the transient
\ s0
i :::sh
i , which shows the changes of the i-th state variable along path . We refer
to 
i as the history [2] of variable si along the path. The histories of all state
variables along  constitute the tuple  = (
1;:::;
n).
5. Transient Networks and Transient Simulation
We now extend the binary network model to the transient network model by
changing its domain from the binary domain B to the domain T of transients.
Denition 6 A transient network N is a network graph (V;E) together with an
assignment of excitation functions which are extensions of the Boolean excitations.
In a transient network, gates process transients instead of binary signals. An
assignment of transients to the variables of a transient network is a total state of
that network. Return to the binary network N of Fig. 5; the excitation functions
of its transient equivalent N are:
Y1 = x1; Y2 = x2; Y3 = y1; Y4 = y3  y2:
In a transient network, a gate is stable if the extension of its Boolean excitation
agrees with the present state of the gate, and a network N is stable if all of its gates
are stable. If the total state of the transient network of Fig. 5 is x1 = 10, x2 = 1010,
y1 = 10, y2 = 1010, y3 = 01, and y4 = 10101, then the network is stable.
We now describe an ecient simulation algorithm [4], which we call transient
simulation. Let N be a transient network with x = (x1;:::;xp) as the input
variables, and s = (s1;:::;sn) as the state variables. Assume that the network
starts in a stable initial state ~ a  b 2 Bp+n, and the input is changed to a 2 Bp.
cThe symbol + is used both as or and addition of integers; the meaning is clear from the
context.
9Algorithm A
x := ~ a  a;
s0 := b;
h := 1;
repeat f
sh := S(x  sh 1);
h := h + 1
g
until sh = sh 1;
For a feedback-free network, Algorithm A always terminates. Let the sequence
of states produced by Algorithm A be s0;:::;sH, and let sH = fsH
1 ;:::;sH
n g be the
nal value after termination. The transient of wire wi in this simulation is the nal
value of node variable t(wi) upon termination.
Table 1. Simulation of a network.
x1 x2 y1 y2 y3 y4 state
01 01 0 0 1 1 s0
01 01 01 01 1 1 s1
01 01 01 01 10 1 s2
01 01 01 01 10 101 s3
Example 2 For the network of Fig. 5, with extended excitations Y1 = x1, Y2 = x2
Y3 = y1, and Y4 = y2  y3, let s = (y1;y2;y3;y4), and let b = 0011 be the initial
internal state. Suppose x = (x1;x2) changes from ~ a = 00 to a = 11. The result of
Algorithm A is given in Table 1.
6. Network Models with Wire Delays
We now dene the expanded and singular networks of any network; these are
special cases of networks with wire delays. Let N be a network as in Section 2, and
let W = fw1;:::;wmg be the set of wires. Dene a function D that maps each wire
variable to a non-negative integer; this is the wire-delay function of the network.
We add D(wi) delays to wire wi; let si1;:::;sili be the outputs of the added delays
from right to left, where si1 is the head, and sili, the tail. We modify the excitation
functions as follows. If a delay variable sij is not a tail, then its excitation function
is Sij = si(j+1). If it is a tail, then its excitation is Sij = t(wi). The excitation
function of a fork yi with input wire wj is the identity function Yi = sj1, where
h(wj) = yi, and sj1 is the head segment of wj. The excitation function of an
input gate remains unchanged. If yi is a gate performing a Boolean function f, and
the incoming edges of yi are wires wi1;:::;wik, then the excitation of the gate is
Yi = f(si11;:::;sik1). The output function of an external output zi = h(wj) is the
identity function zi = sj1. This modication allows a network to have any number
10of delays on each wire. We call the modied network a wire-delay extension of N.
Note that N is just a special wire-delay extension, where each wire has zero delays.
Denition 7 An expanded network ^ N with respect to a given transient simulation
is a wire-delay extension of N with D(wi) = l(ti)   1, for i = 1;:::;m, where ti is
the transient of wire wi in the simulation.
x2
x1
z1
s11 y1
y2
y3
y4
s31
s42 s41
s21
Fig. 8. An expanded network.
Figure 8 shows the expanded network of Fig. 5 with the simulation of Table 1.
The excitation and output functions are: S11 = y1; S21 = y3;S31 = y2; S42 =
y4; S41 = s42; Y1 = x1; Y2 = x2; Y3 = s11; Y4 = s21 + s31; z1 = s41:
Denition 8 The singular network _ N of a network N is a wire-delay extension
of N with D(wi) = 1, for i = 1;:::;m.
x2
x1
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z1
s3
s2
s4
y1
y2
y3
y4
Fig. 9. A singular network.
Figure 9 shows the singular network of the network of Fig. 5. Since there is only
one delay per wire, the output of the delay of wire wi is labeled si. The excitation
and output functions are: S1 = y1; S2 = y3; S3 = y2; S4 = y4; Y1 = x1; Y2 =
x2; Y3 = s1; Y4 = s2 + s3; z1 = s4:
7. More about the Algebra of Transients
For any two binary words t and t0, t is a prex (respectively, sux) of t0 if there
exists a (possible empty) binary word t00 such that t0 = tt00 (respectively, t0 = t00t).
Let w = a1a2 :::al be a binary word of length l. For an integer k, 1  k  l, the
prex of w ending at position k is denoted by k(w) = a1 :::ak, and the sux of w
starting at position k is denoted by (w)k = ak :::al.
The prex and sux relations are partial orders on the set of binary words;
the prex order is denoted by . Let (x1;:::;xr) be an r-tuple of transients. It
is shown in [4] that extensions of Boolean functions are monotonic with respect
to the prex order, i.e., if f is the extension of f, then x1  x0
1;:::;xr  x0
r )
f(x1;:::;xr)  f(x0
1;:::;x0
r): This also holds for the sux order.
11Let f be the extension of the r-argument Boolean function and, and let y =
f(x1;:::;xr). Consider any xi, i 2 [r]. If xi = 0, then y = 0 irrespective of
the values of the other transients. If xi = 1, then y is independent of xi. Now
we evaluate f(x1;:::;xr) under the assumption that all transients x1;:::;xr have
length > 1. It is shown in [4] that the result y 2 T is uniquely determined by the
rst and last letters and the number of 1s, which are computed as follows:
(y) = (x1)    (xr); !(y) = !(x1)    !(xr); u(y) = 1 +
r X
i=1
(u(xi)   1):
Proposition 1 If there exists an i 2 [r] such that 01  xi, then f(x1;:::;xr) =
0  f(x1;:::;(xi)2;:::;xr):
Proof. Let y0 = 0  f(x1;:::;(xi)2;:::;xr), and y00 = f(x1;:::;(xi)2;:::;xr);
we prove that y = y0 by showing that y and y0 have the same rst letter, the same
last letter and the same number of 1s.
(i) Since (xi) = 0, also (y) = 0 = (y0).
(ii) Since !(xi)2 = !(xi), we have !(y) = !(x1)    !(xi)    !(xr) =
!(x1)    !((xi)2)    !(xr) = !(y00) = !(y0); where the last equality
holds because y00, being a transient, is nonempty.
(iii) Since u(xi) = u((xi)2), we have u(y) = u(y0).

Proposition 2 If 1  xj for all j 2 [r], and there exists an i 2 [r] such that
101  xi, then f(x1;:::;xr) = 10f(x1;:::;(xi)3;:::;xr):
Proof. Let y0 = 10f(x1;:::;(xi)3;:::;xr); we show that y = y0.
(i) Since 1  xj for all j 2 [r], we have (y) = 1 = (y0).
(ii) By the arguments used in the proof of Prop. 1, it is clear that !(y) = !(y0).
(iii) Since u(xi) = u((xi)3) + 1, we have u(y) = u(y0).
Since f(x1;:::;(xi)3;:::;xr) always begins with 1 here, we use concatenation,
rather than the  operation, in 10f(x1;:::;(xi)3;:::;xr).

We now give a recursive algorithm which computes f, the extension of and.
Algorithm AND
if 9 i 2 [r] such that xi = 0
then f(x1;:::;xr) = 0
else if 9 i 2 [r] such that 01  xi
then f(x1;:::;xi;:::;xr) = 0  f(x1;:::;(xi)2;:::;xr)
else if f9 i 2 [r] such that 101  xig
then f(x1;:::;xi;:::;xr) = 10f(x1;:::;(xi)3;:::;xr)
else if maxfl(xi) j i 2 [r]g = 2
then f(x1;:::;xr) = 10
else f(x1;:::;xr) = 1;
12The algorithm is correct for the following reasons. If there is an i 2 [r] such
that xi = 0, then f(x1;:::;xr) = 0. If there is an i 2 [r] such that 01  xi, then
f(x1;:::;xi;:::;xr) = 0f(x1;:::;(xi)2;:::;xr), by Prop. 1. If neither case above
holds, then for all i 2 [r], 1  xi.
If there is an i 2 [r] such that 101  xi, then by Prop. 2, f(x1;:::;xi;:::;xr) =
10f(x1;:::;(xi)3;:::;xr). Otherwise, if the maximal length of all transients is
2, then each transient is either 1 or 10, and at least one transient is 10. Hence
f(x1;:::;xi;:::;xr) = 10. If each transient is of length 1, then each transient is 1,
and f(x1;:::;xr) = 1.
Each transient represents a sequence of signal changes, and the extension of the
and function represents the and gate. Algorithm AND suggests an order in which
input signal changes should be processed through the gate to create the longest
sequence of output changes. We should rst process 0 to 1 changes (transients with
prex 01), then changes from 1 to 0 to 1 (transients with prex 101), and nally,
changes from 1 to 0 (transients with prex 10). Note that it is possible that during
the run of the algorithm there might be more than one choice for the transient to
be processed. Algorithm AND does not specify the rules of breaking ties. These
rules will be introduced in Section 9.
Example 3 Let f be the and function and consider f(101;10;010). None of the
transients is 0, but 010 has prex 01; hence f(101;10;010) = 0  f(101;10;10):
Next, 101 has prex 101 in f(101;10;10), and f(101;10;010) = 0  f(101;10;10) =
010f(1;10;10): Now all transients are of length 1 or 2 in f(1;10;10), and we have
f(101;10;010) = 0  f(101;10;10) = 010f(1;10;10) = 01010:
By duality, we also have a recursive algorithm to compute the extension for or.
Algorithm OR
if 9 i 2 [r] such that xi = 1
then f(x1;:::;xr) = 1
else if 9 i 2 [r] such that 10  xi
then f(x1;:::;xi;:::;xr) = 1  f(x1;:::;(xi)2;:::;xr)
else if f9 i 2 [r] such that 010  xig
then f(x1;:::;xi;:::;xr) = 01f(x1;:::;(xi)3;:::;xr)
else if maxfl(xi) j i 2 [r]g = 2
then f(x1;:::;xr) = 01
else f(x1;:::;xr) = 0;
The order in which signal changes should be processed to produce the longest tran-
sient for the or gate is: 10, 010, 01.
The algorithm for xor is very simple, since the output changes with each single
input change. Thus, any order in which the signal changes are processed for the
xor gate results in the same transient output.
13Algorithm XOR
if maxfl(xi) j i 2 [r]g = 1 and the number of 1s is even
then f(x1;:::;xr) = 0
else if maxfl(xi) j i 2 [r]g = 1 and the number of 1s is odd
then f(x1;:::;xr) = 1
else f9 i 2 [r] such that l(xi)  2g
f(x1;:::;xi;:::;xr) =
f(1(x1);:::; 1(xi);:::; 1(xr))f(x1;:::;(xi)2;:::;xr);
It is also easy to give recursive algorithms for nand, nor, xnor, not and fork,
since the rst three are similar to Algorithms AND, OR, and XOR, and the last two
only have a single input. Finally, the algorithm also works for functions obtained
from one of the functions above by complementing any number of inputs. For
example, if f has a recursive algorithm as given above, and g(x1;:::;xi;:::;xr) =
f(x1;:::;  xi;:::;xr), then so does g. Therefore, the extension of Boolean functions
like x1 x2 or x1
 x2 also have such recursive algorithms. This shows that recursive
algorithms exist for all the Boolean functions in the set G, which includes all the
functions of two variables.
8. Signal Changes in Gates
Before proceeding we add a comment about terminology. We nd it convenient
to present our proofs using a somewhat informal framework. Binary analysis as-
sumes that the delays in any network are arbitrary and can change with time. In
looking for paths with special properties, we prefer to talk about \scheduling signal
changes" to create these paths. Of course, our statements can be rephrased in the
standard terminology.
The following example shows the dierence in terminologies. Suppose a gate
network starts in a stable total state, and some inputs change simultaneously, as is
usually assumed in binary analysis [3]. Let's say inputs xi1;:::;xik are the changing
inputs. In binary analysis, the corresponding input-gate variables yi1;:::;yik are
unstable after the inputs change. These unstable variables can change in any order,
and that includes simultaneous changes. In particular, they can change one at a
time in some order. We call such an order an \arrival order" of inputs to the non-
input gates of the circuit. Thus, rather than saying that in binary analysis there is
a path in graph Ga(b) in which the unstable input gates change in a certain order,
we \schedule" the changes in that order.
A signal change is a transient of length two, that is, either 01 or 10. A transient
of length l consists of l   1 signal changes; every two consecutive changes are com-
plementary. For example, transient 010 consists of signal changes 01 and 10. Signal
changes occur in both binary analysis and transient simulation. In binary analysis,
a change in the input tuple is a set of signal changes, and a history 
i of a state
variable si along a path  contains the sequence of changes that have occured in si
along . In transient simulation, the transient of a variable at the end of simulation
14contains all the signal changes occurring in that variable in the worst case. Our
goal is to nd a path in the binary analysis of some wire-delay extension of N which
contains all the signal changes predicted by the transient simulation of N.
In this section we study some properties of single gates. Consider a gate that
is part of some network, performs the function f(x1;:::;xr), and has transient
extension f. Suppose that the input wires of this gate have transients x1;:::;xr in
the last state of the transient simulation of the circuit. Then the output of the gate
has transient f(x1;:::;xr).
We assume that the initial state of the network is stable, and the initial signal
on input wire wi is a. Suppose that, in binary analysis, wi receives a sequence
ci1;:::;cik of signal changes that corresponds precisely to transient xi, where ci1
is a change from a to a, ci2, from a to a, etc. For convenience, we introduce the
following terminology: change ci1 is the winner of the sequence of changes on wi,
and ci2;:::;cik are the losers. Also, ci2 is the runner-up on wi.
We postulate that the changes on the input wires of a network N arrive in some
order, called the arrival order. This order can be arbitrary, except that changes on
a given wire must appear consecutively, that is, the (j + 1)st change must appear
after the jth change on that wire; every arrival order must be consistent in this
sense. We also assume that no two changes arrive at the same time, that is, the
arrival order is a total order. Our objective is to determine how the arrival order
can be modied in a delay-extension of N with the aid of wire delays to produce
the longest transients on the outputs of gates. This subproblem is a key step in our
proof that binary analysis covers transient simulation.
If an input wire of a gate has delays, then some changes can be postponed till
a later time. Figure 10(a) shows a 2-input and gate in a stable initial state. When
the rst change arrives, the situation is as shown in Fig. 10(b); because of the delay,
the gate does not \see" the change. Before the next change arrives at the input of
the delay, the rst change needs to be processed, as shown in Fig. 10(c), that is,
when the new value reaches the gate, the gate must evaluate its new inputs. Then
a second change can arrive, and its processing can again be postponed, if needed,
as in Fig. 10(d) until it is evaluated as in Fig. 10(e).
1
0 1
(d)
1
1 0
1
0 0
(b) (a) (c)
1
1 1
(e)
1
1 1
1 1 0 0 1
Fig. 10. Delaying signal changes.
We now examine a general and gate. Assume that the arrival order of the signal
changes on the input wires of the gate is given. We postulate that we can insert
delays in the input wires and use these delays to change the order to an evaluation
order, which is the order of changes at the outputs of the wire delays connected
directly to the gate inputs. Thus, the arrival order is the order of changes supplied
by the environment, while the evaluation order is the order of changes as \seen" by
the gate. This approach is consistent with binary analysis. If a delay is unstable,
we can change it right away, or postpone the change until some other changes have
15taken place. This is possible, because binary analysis permits the delay magnitudes
to be arbitrary.
Given an arrival order, we now describe Algorithm ANDI, which is an iterative
version of Algorithm AND. There is only one possible order of handling signal
changes in ANDI, whereas AND allows choice when handling transients beginning
with 01 and 101.
First, ANDI tests if there is a transient that is 0, in which case f(x1;:::;xr) = 0.
Next, if there is a transient beginning with 01, then Algorithm AND01 is used to
determine the order in which 01 changes should be processed, and results in a vector
(y1;:::;yr) of transients all beginning with 1. Vector (y1;:::;yr) is passed to
Algorithm AND1, which then evaluates f(y1;:::;yr), and we have f(x1;:::;xr) =
0  f(y1;:::;yr). If there are no transients beginning with 0, Algorithm AND1
determines the order in which transients beginning with 101 should be handled. If
there are no such transients, then f(x1;:::;xr) = 10, if there is a transient that is
10, and f(x1;:::;xr) = 1, otherwise.
Algorithm ANDI(x1;:::;xr) fArrival order is giveng
if 9i 2 [r] such that xi = 0
then f(x1;:::;xr) = 0
else if 9i 2 [r] such that 01  xi
then
Perform Algorithm AND01 with (x1;:::;xr) to nd (y1;:::;yr);
Perform Algorithm AND1 with (y1;:::;yr) to nd f(y1;:::;yr);
f(x1;:::;xr) = 0  f(y1;:::;yr)
else
Perform Algorithm AND1 to nd f(x1;:::;xr);
return f(x1;:::;xr);
Algorithm AND01 processes transients that begin with 01 in the order of their
arrivals.
Algorithm AND01(x1;:::;xr) f9i 2 [r] such that 01  xi g
Let L be the list of 01 winner changes in arrival order;
yi = xi 8i 2 [r];
repeat f
Let xi be that transient beginning with 0c1 where c is rst in L;
Delete c from L;
yi = (yi)2
g
until (yi) = 1 8i 2 [r];
return (y1;:::;yr);
Algorithm AND1 applies when all the transients x1;:::;xr begin with 1.
16Algorithm AND1(x1;:::;xr) f8i 2 [r] (xi) = 1 g
yi = xi 8i 2 [r];
k = 0; fk is a counterg
if 9 i 2 [r] such that 101  xi
then
repeat f
Let yi be the transient with a 10 winner whose runner-up
is rst in arrival order;
yi = (yi)3;
k = k + 1
g
until no yi begins with 101;
if maxfl(yi) j i 2 [r]g = 2
then f(x1;:::;xr) = (10)k+1
else f(x1;:::;xr) = 1  (10)k; fNote: 1  (10)0 = 1g
return f(x1;:::;xr);
Example 4 Consider the evaluation of f(10101; 0101; 010) by Algorithm ANDI.
We number the changes for convenience: f(1c10c21c30c41; 0c51c60c71; 0c81c90). Ar-
rival order c8;c9;c1;c2;c3;c5;c6;c4;c7 is consistent; given this order, the evaluation
of f is as follows. There is no i such that xi = 0, but two of the transients be-
gin with 01. Hence we invoke AND01. List L is c8;c5. First, y1 = 10101;y2 =
0101;y3 = 010; xi = x3; The list is now c5: Second, y1 = 10101;y2 = 0101;y3 =
10; xi = x2; The list is now empty. Third, y1 = 10101;y2 = 101;y3 = 10; Now
all the input transients begin with 1 and AND1 is invoked. f(10101;0101;010) =
0  f(10101;101;10)
There remains to be evaluated the function f(1c10c21c30c41; 1c60c71; 1c90); with
the arrival order c9;c1;c2;c3;c6;c4;c7. We evaluate f by Algorithm AND1. First,
y1 = 1c10c21c30c41; y2 = 1c60c71; y3 = 1c90; k = 0; transients y1 and y2 begin
with 101, yi = y1; since c2 arrives before c7; y1 = 1c30c41; y2 = 1c60c71; y3 =
1c90; k = 1: Second, yi = y1; since c4 arrives before c7; y1 = 1; y2 = 1c60c71; y3 =
1c90; k = 2: Third, yi = y2; y1 = 1; y2 = 1; y3 = 1c90; k = 3: Now the maximum
length of transients is 2, and f(10101;101;10) = (10)4 = 10101010; agreeing with
the formula in Section 4.
Algorithm AND1 imposes the evaluation order c1;c2;c3;c4;c6;c7;c9: For the
complete arrival order c8;c9;c1;c2;c3;c5;c6;c4;c7, the required evaluation order is
c8;c5;c1;c2;c3;c4;c6;c7;c9: We must use wire delays to produce this order. Change
c8 can be processed on arrival, and c9 must be delayed until all the other changes
have taken place. This can be done with one delay on the third wire. Next, c1;c2;c3
must be delayed until c5 arrives; this requires 3 delays on the rst wire, etc.
Proposition 3 If each input wire wi of any gate has a transient of length ti and
ti  1 delays, then the evaluation order required for the longest output transient can
be produced for any arrival order.
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to arrive without processing any of them. Graph D(xi1;:::;xir) dened in Section 4
then gives an order in which the signal changes should be processed to produce the
longest transient. 
In order to use only one delay per wire we need to restrict the arrival orders.
An arrival order is initial if all the wire winners arrive before any runner-up.
Proposition 4 If each input wire of an and gate has one delay, then the evaluation
order of Algorithm ANDI can be produced for any initial arrival order.
Proof. If the arrival order is initial, then no runner-up (01) belonging to a
transient beginning with 101 can occur until all the winners of transients beginning
with 01 have occurred. Thus we only need to delay at most one 10 change on a wire
until there are no more changes to be handled by Algorithm AND01. Algorithm
ANDI now becomes Algorithm AND1.
Consider the rst application of Algorithm AND1. If the 101 rule on wire wi is
used rst, the arrival order must have the form u;(10)i;v;(01)i;w, where (10)i and
(01)i are the winner and runner-up on wi, respectively, and u and v contain only
winners (10 changes), each on a wire other than wi, and each involving a unique
wire, since 10 changes cannot be consecutive on the same wire. All winners in u are
delayed by their individual wire delays. The change (10)i is performed on arrival,
and all winners in v are delayed. The runner-up (01)i is processed on arrival. The
reduced transient on wi, left after the winner (10)i and the runner-up (01)i have
been processed and removed, still begins with a 1, and there are no changes stored
on the delay of wi at this time. The delay on any other wire holds at most one
winner (10), and this change will be evaluated before any more changes are to be
stored on that delay. Hence we can view the new order as u;v;w. Since all the input
transients again begin with 1, and the total number of changes has been reduced,
we can apply this argument inductively. 
It is clear that the same approach works for nand gates, except that the output
values are complements of those of the corresponding and gate. A dual approach
applies to or and nor gates. The case of xor or xnor gates is the easiest one.
Since every evaluation order leads to the output transient of maximum length, the
changes can be processed in the order of arrival. Also, the case of inverters and
forks is trivial, since they have only one input, and there is only one way to
process the arriving changes. Similar approaches work for functions obtained from
the functions above by complementing some of the inputs.
Lemma 1 Let f be any gate from the set G, with the set Win of input wires and
the set Wout of output wires. Let W be a set of wires such that Win  W and
W \ Wout = ;. If the arrival order for W is initial and each wire in Win has one
delay, then f can process all the signal changes on Win to produce the longest output
transient, in such a way that the arrival order for (W n Win) [ Wout is still initial.
Proof. Since the arrival order for W is initial and Win  W, the arrival order for
Win is also initial. Since each wire in Win has one delay, by the observations above,
the initial arrival order for Win can be changed to an evaluation order producing
18the longest output transient. We now concentrate on the winner c1 and runner-up
c2 of an output wire in Wout.
In the case of the and gate, we claim that c1 can happen immediately after some
winner in Win, and before any runner-up in W nWin. If all the input transients are
0 or 1, then there are no output changes; hence these cases are trivial. This leaves
the following two cases:
 If at least one input transient starts with 0, let c be the last winner of type 01,
among all the winners of type 01 on the gate's input wires, to be processed
through the gate. Then c1 is a 01 change on the output of the and gate, and
it can happen right after c, before any runners-up occur on W n Win.
 If all the input transients start with 1, the output of the gate is 1. Let c be
the rst winner in Win to be processed through the gate; this is necessarily a
1 to 0 change. It is clear that winner c1 can occur immediately after winner
c, and before any runner-up in W n Win occurs.
In summary, since the arrival order for W is initial, we can make winner c1 happen
before any runner-up of (W n Win) [ Wout.
Next we claim that c2 can be made to occur after all the winners in W n Win.
Now we assume that there are at least two output changes. There are two cases:
 If at least one input transient starts with 0, then the output is initially 0, c1
is a 01 change, and c2 is a 10 change. Now c2 can be the result of a winner
10, or of a runner-up 10.
If it is the result of a winner change c, we wait until all the winner changes
arrive. Then we process c through the gate, creating c2. Thus c2 can be made
to happen after all the winners have occurred.
If c2 is the result of a runner-up change c, then c2 occurs after all the winners,
since the arrival order is initial.
Since the arrival order for W is initial, we can also make c2 happen after all
the winners of (W n Win) [ Wout.
 If all the input transients start with 1, then the output is initially 1. Since
there are at least two output changes, at least one input transient must begin
with 101. We take that transient ti beginning with 101 whose runner-up is
earliest; let the winner of ti be c and the runner-up, c0. We rst process c,
producing c1, and follow it by c0, which results in c2. Thus c2 can happen
after all winners have arrived.
A similar situation occurs if f is any other gate from the set G. Therefore the
arrival order for (W n Win) [ Wout can be made initial. 
Example 5 This is an example to illustrate Lemma 1 in the case of and gate. In
Fig. 11(a), let W = fw1;w2;w3;w4;w5g be a set of wires , and let the arrival order
for W be
c1;c8;c7;c5;c10;c2;c3;c4;c6;c9;c11;c12;
190   1
1   0   1
c5 c6
c7
c8 c9
w2
w3
w4
w5
w1
w1
w2
w4
w3
w5
0   1   0
0   1   0   1   0
1   0   1   0   1
c1 c2 c3 c4
1   0   1   0   1
c1 c2 c3 c4
1   0   1   0
c10 c11 c12
1   0   1   0
c10 c11 c12
c13 c14 c15 c16
w6
c1;c8;c7;c5;
c10;c2;c3;c4;
(a) The arrival order before adding and gate.
(b) The arrival order after adding and gate.
Arrival order:
Arrival order:
c1;c13;c10;c2;
c3;c4;c14;c15;
c16;c11;c12
c6;c9;c11;c12
Fig. 11. Example to illustrate Lemma 1.
this order is initial. Let Win = fw2;w3;w4g be the set of input wires of an and gate,
and let Wout = fw6g be the (singleton) set of output wires. Note that Win  W
and W \ Wout = ;. According to Lemma 1, the signal changes are processed as
follows:
(i) We begin with w2 = 0, w3 = 1, and w4 = 1. Thus we want to use Algorithm
AND01, that is, process c5 rst. Change c1 arrives and has no eect on the
gate.
(ii) c8 arrives and is held by the delay.
(iii) c7 arrives and is held by the delay.
(iv) c5 arrives and propagates through the gate, which creates c13. We now
have w2 = 1, w3 = 1, and w4 = 1, and so we use Algorithm AND1. More
specically, we want to process c8 and c9, when c9 arrives.
(v) c10, c2, c3, and c4 arrive, in that order. They have no eect on the gate.
(vi) c6 arrives and is held by the delay.
(vii) c9 is about to arrive next. Hence c8 propagates through the gate, creating
c14.
(viii) c9 arrives, propagates through the gate, and creates c15. We have w2 = 1,
w3 = 1, and w4 = 1 again, and the transients left on the gate inputs are 10
on w2 and w3, and 1 on w4.
(ix) c7 propagates through the gate, creating c16.
(x) c6 propagates through the gate; nothing changes.
(xi) c11 and c12 arrive.
20The winner c13 on the output wire arrives immediately after c5, the winner of w2.
Hence c13 arrives before any runner-up. Runner-up c14 on the output wire arrives
immediately before c9, which is the runner-up on w4. Hence c14 arrives after all the
winners. The arrival order for (W n Win) [ Wout is
c1;c13;c10;c2;c3;c4;c14;c15;c16;c11;c12;
which is still initial.
9. Covering of Simulation in Wire-Delay Extensions
It is shown in [7] that, if wire delays are not considered, binary analysis of
a network may not cover its simulation. Let ^ N be the version of a network N
expanded with respect to a particular transient simulation. We show that binary
analysis of ^ N covers this transien t simulation of N. Furthermore, if N is a network
consisting only of gates from G, then transient simulation of N is covered by binary
analysis of its singular network _ N.
Theorem 1 Let N be a network constructed of arbitrary gates, let N be its transient
netw ork, and ^ N, its expanded network. Binary analysis of ^ N covers transient
simulation of N.
Proof. The external input transients of N are of length 1 or 2. In the binary
analysis, the corresponding sequences of binary signals on the wires leaving the
input gates appear as well. Thus all the wires of level 0 have the required binary
sequences. Now assume that a gate of level k has the correct binary sequence
corresponding to the nal transient on each input wire. By Proposition 3, it is
possible to produce the correct binary sequence on the gate's output wire. Hence
the induction step goes through, and the theorem holds. 
Theorem 1 states that, for a network N and a particular transient simulation
of N, we can always nd an expanded network ^ N with respect to this transient
simulation such that binary analysis of ^ N covers this transient simulation of N. This
result has two limitations. First, dierent transient simulations of the same network
may result in dierent expanded networks. Hence there is no 1-1 correspondence
between a network and its expanded network. Second, the numbers of wire delays
cannot be bounded uniformly and tend to grow fast as the number of levels in
the network increases. Our next theorem improves this result using the additional
properties of transients given in Section 7. From now on, we only consider networks
consisting of gates in G.
Theorem 2 Let N be a network constructed with gates from G, let N be its tran-
sient network, and _ N, its singular network. Binary analysis of _ N covers transient
simulation of N.
Proof. In transient simulation, each transient on an external input has length
zero or one. Thus, in the corresponding binary analysis, each input also has zero or
one changes. As usual, we assume that in binary analysis the inputs change all at
once [3]. By using input gates, we can produce any arrival order at the outputs of
the input gates. In particular, we can produce some arrival order in which no two
21changes arrive at the same time. This arrival order is necessarily initial, since each
wire that changes has exactly one change, that is, all changes are winners. Thus,
if W1 is the set of wires of level 1, that is the set of output wires of input gates,
the changes in W1 have an initial arrival order. This provides a basis for a proof by
induction on the number of non-input gates. We prove that, if we add a gate, we
can produce the longest transient output for that gate, and also cause the arrival
order of signal changes on the wires connected to external outputs to be initial.
Suppose Nn is a network with n  0 non-input gates, and Wn is the set of wires
connected to external outputs. By the inductive hypothesis, we assume that the
arrival order of changes on the wires in Wn is initial.
Let y be a new gate (logic gate or fork) with input wire set Wy and output wire
set W , where Wy  Wn. By Lemma 1, we can use wire delays in such a way that y
produces the longest transient output and the arrival order on (Wn nWy)[W  can
be made initial. Therefore the statement holds for n+1 gates. This shows that we
can reproduce the transient that occurs at the end of simulation on the output wire
of a gate in binary analysis. Consequently, binary analysis covers the simulation.

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Fig. 12. Example circuit.
Example 6 The circuit of Fig. 12 is started in the stable total state shown in the
gure. The inputs change from 101 to 010. The input transients in the simulation
are x1 = 10, x2 = 01, and x3 = 10. We use square brackets to indicate the new
signal changes being added to the list at each step.
We can pick an arbitrary arrival order by using input delays r1, r2, r3. We select
the order
[(10)r1;(01)r2;(10)r3]:
We illustrate our algorithm using Table A.1, where new values are shown in boldface.
Row 0 shows the initial stable state, and the three changes in the ri are in Rows 1{3
of the table. The external outputs of the network considered so far are r1, r2, and
r3, and the set of winners is f(10)r1;(01)r2;(10)r3g; the set of runners-up is empty,
and the arrival order is initial.
We decide next to add the fork with input s1. The order for the fork outputs can
be selected arbitrarily, and we chose (10)s42 to be rst. Thus we perform the changes
(10)s1, (10)s42;(10)s52 in that order, as shown in Rows 4{6. Since both (10)s42 and
(10)s52 are winners, we can merge the two lists ((10)r1;(01)r2;(10)r3) and ((10)s1,
(10)s42;(10)s52) freely, as long as (10)s1 occurs after (10)r1. One extended order is
(10)r1;(01)r2;(10)r3;[(10)s1;(10)s42;(10)s52]:
22The external outputs of the network considered so far are s42, s52, r2, and r3, and
the set of winners is f(01)r2;(10)r3;(10)s42;(10)s52g; the set of runners-up is empty.
The arrival order is initial.
Now we add the fork with input s2, as shown in Rows 7{9. This time we choose
to change s72 rst. The order becomes
(10)r1;(01)r2;(10)r3;(10)s1;(10)s42;(10)s52;[(01)s2;(01)s72;(01)s62]:
The external outputs of the network considered so far are s42, s52, s62, s72, and
r3, and the set of winners is f(10)r3;(10)s42;(10)s52;(10)s72;(10)s62g; the set of
runners-up is empty. The arrival order is initial.
We can now add the or gate. According to Algorithm OR01 (dual of AND01),
we must change s51 rst, and then s61. Note that, after we change s51, we must
change s82. Then we change s61, and change s82 again. Thus we perform the
changes (10)s51;(10)s82;(01)s61;(01)s82 in that order, as shown in Rows 10{11 and
20{21. Note that the change (01)s82, being a runner-up, must arrive after all the
winners. Change (10)s51 must occur after (10)s52, and (01)s61 must occur after
(01)s62. Therefore the order becomes
(10)r1;(01)r2;(10)r3;(10)s1;(10)s42;(10)s52;(01)s2;(01)s72;(01)s62;
[(10)s51;(10)s82;(01)s61;(01)s82]:
The external outputs of the network considered so far are s42, s82, s72, and r3,
and the set of winners is f(10)r3;(10)s42;(10)s72;(10)s82g; the set of runners-up is
f(01)s82g. The arrival order is initial.
We can now add the and gate with input s3 and s71. According to Algorithm
AND01, we perform the changes (01)s71;(01)s92;(10)s3;(10)s92 in that order, as
shown in Rows 12{13 and 18{19. Change (10)s92, being a runner-up, must arrive
after all the winners. The order becomes
(10)r1;(01)r2;(10)r3;(10)s1;(10)s42;(10)s52;(01)s2;(01)s72;(01)s62;
(10)s51;(10)s82;[(01)s71;(01)s92;(10)s3;(10)s92];(01)s61;(01)s82:
The external outputs of the network considered so far are s42, s82, and s92. The set
of winners is f(10)s42;(01)s92;(10)s82g; the set of runners-up is f(01)s82;(10)s92g.
The arrival order is initial.
Finally we add the last and gate. According to Algorithm AND01, we perform
the changes (01)s91;(01)s10;(10)s81;(10)s10;(01)s81;(01)s10;(10)s41;(10)s10; (10)s91
in that order, as shown in Rows 14{17 and 22{26. The order becomes
(10)r1;(01)r2;(10)r3;(10)s1;(10)s42;(10)s52;(01)s2;(01)s72;(01)s62;
(10)s51;(10)s82;(01)s71;(01)s92;[(01)s91;(01)s10;(10)s81;(10)s10];
(10)s3;(10)s92;(01)s61;(01)s82;[(01)s81;(01)s10;(10)s41;(10)s10;(10)s91]:
This is the nal arrival order for the whole network. The nal external output of
the network is s10.
23In Theorem 1 we show that, for a general network N, the binary analysis of
its expanded network covers the transient simulation of its transient network. The
expanded network does not have constant bounds on the numbers of delays on each
wire. The question remains whether there exists a network with a constant number
of delays on each wire such that its binary analysis covers the simulation. The
answer is negative. Consider a 3-input gate A with inputs x1, x2 and x3 realizing
the Boolean function fA: x1  x3 + x2  x3. If x3 = 0, the output is equal to x1;
otherwise, it is x2. Suppose that x1 and x2 both come from a fork, as in Fig. 13,
and that the fork input wire has a transient (10)k. Then the transients on x1 and x2
are both (10)k. Suppose further that the transient on x3 is 10. Then the extension
of the function fA has the value fA((10)k;(10)k;10) = (10)2k. In order to get the
same number of changes in binary analysis, we require at least 2k  1 delays in the
input wire of x1 to hold the signal changes on x1. Therefore, there is no constant
bound on the number of wire delays for this gate.
(10)
k
A
(10)
k x1
x2
x3
(10)
2k
10
(10)
k
Fig. 13. A counterexample with a 3-input Boolean function.
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Appendix A:
Table A.1. Path in binary analysis.
r1 r2 r3 s1 s2 s3 s42 s41 s52 s51 s62 s61 s72 s71 s82 s81 s92 s91 s10
0 1 0 1 1 0 1 1 1 1 1 0 0 0 0 1 1 0 0 0
1 0 0 1 1 0 1 1 1 1 1 0 0 0 0 1 1 0 0 0
2 0 1 1 1 0 1 1 1 1 1 0 0 0 0 1 1 0 0 0
3 0 1 0 1 0 1 1 1 1 1 0 0 0 0 1 1 0 0 0
4 0 1 0 0 0 1 1 1 1 1 0 0 0 0 1 1 0 0 0
5 0 1 0 0 0 1 0 1 1 1 0 0 0 0 1 1 0 0 0
6 0 1 0 0 0 1 0 1 0 1 0 0 0 0 1 1 0 0 0
7 0 1 0 0 1 1 0 1 0 1 0 0 0 0 1 1 0 0 0
8 0 1 0 0 1 1 0 1 0 1 1 0 1 0 1 1 0 0 0
9 0 1 0 0 1 1 0 1 0 1 1 0 1 0 1 1 0 0 0
10 0 1 0 0 1 1 0 1 0 0 1 0 1 0 1 1 0 0 0
11 0 1 0 0 1 1 0 1 0 0 1 0 1 0 0 1 0 0 0
12 0 1 0 0 1 1 0 1 0 0 1 0 1 1 0 1 0 0 0
13 0 1 0 0 1 1 0 1 0 0 1 0 1 1 0 1 1 0 0
14 0 1 0 0 1 1 0 1 0 0 1 0 1 1 0 1 1 1 0
15 0 1 0 0 1 1 0 1 0 0 1 0 1 1 0 1 1 1 1
16 0 1 0 0 1 1 0 1 0 0 1 0 1 1 0 0 1 1 1
17 0 1 0 0 1 1 0 1 0 0 1 0 1 1 0 0 1 1 0
18 0 1 0 0 1 0 0 1 0 0 1 0 1 1 0 0 1 1 0
19 0 1 0 0 1 0 0 1 0 0 1 0 1 1 0 0 0 1 0
20 0 1 0 0 1 0 0 1 0 0 1 1 1 1 0 0 0 1 0
21 0 1 0 0 1 0 0 1 0 0 1 1 1 1 1 0 0 1 0
22 0 1 0 0 1 0 0 1 0 0 1 1 1 1 1 1 0 1 0
23 0 1 0 0 1 0 0 1 0 0 1 1 1 1 1 1 0 1 1
24 0 1 0 0 1 0 0 0 0 0 1 1 1 1 1 1 0 1 1
25 0 1 0 0 1 0 0 0 0 0 1 1 1 1 1 1 0 1 0
26 0 1 0 0 1 0 0 0 0 0 1 1 1 1 1 1 0 0 0
25